4GB DDR3 1333
- Product Details
Desktop OEM RAM DDR3 MEMORY 2GB 1.DDR 400/333 & DDRII 533/667/800 MHz.
2. 168/184/240-pin socket type dual in line memory module (DIMM) .
3. 2.6V power supply
4. Data rate: 400/333/533/667/800Mbps (max).
5. 2.5 V (SSTL-2 compatible) I/O for DDR I products, 1.8Vpower supply for DDR II products
6. Double-data-rate architecture, two data transfers per clock cycle.
7. Bi-directional, differential data strobe (DQS) is transmitted/received with data, to be
used in capturing data at the receiver
8. Data inputs and outputs are synchronzed with DQS.
9. DQS is edge aligned with data for read, center aligned with data for write.
10. Differential clock inputs (CK and CK).
11. DLL aligns DQ and DQS transitions with CK transitions
12. Commands entered on each positive CK edge: Data and data mask referenced to
both edges of DQS.
13. Four internal banks for concurrent operation (component).
14. Data mask(DM) for write data.
15. Auto precharge option for each burst access
16. Programmable burst length: 2, 4, 8
17. Programmable/CAS latency (CL): 3
18. Programmable output driver strength: Normal/weak
19. Refresh cycles: (8192 refresh cycles/64ms) .
20. 7.8US maximum average periodic refresh interval.
21. Posted CAS by programmable additive latency for better command and data bus
efficiency
22. Off-chip-driver impedance adjustment and on-die-termination for better signal quality .
23. DQS can be disabled for single-ended data strobe operation
24. 2 variations of refresh
25. Auto refresh
26. Self refresh.
2. 168/184/240-pin socket type dual in line memory module (DIMM) .
3. 2.6V power supply
4. Data rate: 400/333/533/667/800Mbps (max).
5. 2.5 V (SSTL-2 compatible) I/O for DDR I products, 1.8Vpower supply for DDR II products
6. Double-data-rate architecture, two data transfers per clock cycle.
7. Bi-directional, differential data strobe (DQS) is transmitted/received with data, to be
used in capturing data at the receiver
8. Data inputs and outputs are synchronzed with DQS.
9. DQS is edge aligned with data for read, center aligned with data for write.
10. Differential clock inputs (CK and CK).
11. DLL aligns DQ and DQS transitions with CK transitions
12. Commands entered on each positive CK edge: Data and data mask referenced to
both edges of DQS.
13. Four internal banks for concurrent operation (component).
14. Data mask(DM) for write data.
15. Auto precharge option for each burst access
16. Programmable burst length: 2, 4, 8
17. Programmable/CAS latency (CL): 3
18. Programmable output driver strength: Normal/weak
19. Refresh cycles: (8192 refresh cycles/64ms) .
20. 7.8US maximum average periodic refresh interval.
21. Posted CAS by programmable additive latency for better command and data bus
efficiency
22. Off-chip-driver impedance adjustment and on-die-termination for better signal quality .
23. DQS can be disabled for single-ended data strobe operation
24. 2 variations of refresh
25. Auto refresh
26. Self refresh.
Related Products
Product Searches
4gb ddr3 memory module,dhx ddr3,ddr3 chips,memory ddr3,4gb slim usb,kingston 4gb usb,4gb server memory,4gb usb pen,paypal 4gb flash,4gb storage device,mini slim usb 4gb,4gb ornate usb,hp usb 4gb,ddr3 sdram laptop,ddr3 dual channel,memory ddr3 1066,laptop ram ddr3,desktop ddr3 ram,memory ddr3 2gb,ram ddr3 kingstone,pc ddr3 ram,ddr3 ram memory




